

**REMARKS**

In the specification, the paragraph at page 23, line 15, has been amended to correct minor editorial problems.

Claims 8-26, 29-32, 34-36 and 39-47 remain in this application. Claims 1-7, 27, 28, 33, 37, and 38 have been cancelled without prejudice.

In the previous Response to Office Action, Applicants pointed out that pending claim 12 has not been rejected or objected to the Examiner. In the current Office Action, the Examiner has not rejected or objected to pending claim 12. Claim 12 has been rewritten to include the limitations of base claim 8. Applicants believe claim 12 to be allowable.

The Examiner has indicated that claim 18 to be allowable if rewritten to include the limitations of the base claim. Paragraph 5 of the Office Action indicates claim 8 to be allowable; however, the Applicants believe this is a typographical error by the Examiner, since claim 18 in the Office Action Summary is particularly objected to, and claim 8 is rejected under 35 U.S.C. §103. Claim 18 has been rewritten to include the limitations of base claim 15. Applicants believe claim 18 to be allowable.

Claims 12 and 18 are thus allowable, and are not discussed in the following remarks.

**35 U.S.C. §103**

**Claims 8-11, 13-14, and 39-47** are rejected under 35 U.S.C § 103 as being unpatentable over U.S. Patent 5,680,354 by Kawagoe (Kawagoe), in view of U.S. Patent 5,730,830 to Yasuhiro (Yasuhiro).

**Independent claim 8** recites:

1 a first XOR circuit having a first input to receive first data in  
2 a first format, a second input to receive a periodic signal other than  
the first data; and an output to provide the first data in a second  
format; and

3 a second XOR circuit having a first input coupled to the  
4 output of the first XOR circuit, a second input coupled to receive the  
periodic signal other than the first data, and an output to provide the  
first data in the first format.

5 Kawagoe does not suggest or teach that either of the first or second XOR  
6 circuits receives a "periodic signal" as an input. The Office Action concludes that  
7 signal S2 of Kawagoe's Fig. 1 is a "periodic address signal."

8 In the field of electronics, however, the term "periodic signal" is  
9 understood to mean a signal that repeats at a regular interval or "period." The  
10 square wave 47 shown in Fig. 3 of this application is one example of such a  
11 periodic signal. Kawagoe's signal S2, on the other hand, does not repeat at a  
12 regular interval—and indeed the Examiner has not argued such. Rather, as the  
13 Examiner states, it "outputs an output signal S2 at an 'H' level if buffer output  
14 signals A0, . . . , An, /A0, . . . , /An match a registered address."

15 Thus, Kawagoe's "circuit 4" receives addresses, compares them to  
16 addresses of defective cells, and outputs a true signal at S2 if a particular address  
17 corresponds to a defective cell. Because the occurrence of defective cells is  
18 random, signal S2 has a random timing depending on the locations or addresses of  
19 defective cells. Being random, S2 cannot be considered a "periodic signal" in  
20 accordance with the accepted usage of that term.

21 Furthermore, it is apparent that the invention of Kawagoe would be  
22 inoperative if S2 were to change at a regular period.

23 Thus, the XOR circuits of Kawagoe's Fig. 1 do not receive a "periodic  
24 signal" as argued by the Examiner. Since claim 8 recites that inputs of the first  
25 and second XOR circuits receive a periodic signal, and since Kawagoe does not

1 show or suggest such an arrangement, claim 8 the rejection of claim 8 is  
2 unsupported by the prior art.

3 Yasuhiro is cited only in relation to the burst counter recited in claim 11,  
4 and not to show an XOR circuit that receives a periodic signal. Accordingly,  
5 neither Kawagoe nor Koshikawa suggests the particular configuration recited in  
6 claim 8.

7 Applicants respectfully request that the §103 rejection of claim 8 be  
8 withdrawn.

9 **Dependent claims 9-14** are allowable by virtue of their dependency on  
10 base claim 8 and because of the additional elements recited therein. For example,  
11 claim 10 further recites that “the periodic signal comprises an address signal for  
12 addressing the memory.” Signal S2 described in Kawagoe is not an address bit or  
13 an address signal. Yasuhiro is cited for teaching a burst counter, however, does  
14 not suggest or teach a periodic signal that comprises an address signal. Since  
15 neither of the cited references shows an address signal received by an XOR circuit,  
16 the rejections of these claims are improper and should be withdrawn.

17 **Claim 11**, which depends from claim 10, further recites “wherein the  
18 address signal is generated by a burst counter.” As discussed, the signal S2  
19 described in Kawagoe is not an address signal. Yasuhiro is cited for teaching a  
20 burst counter, however, a combination of Kawagoe and Yasuhiro does not suggest  
21 or teach that a burst counter may generate an address signal to be used as an input  
22 since Kawagoe does not teach that the input is an address signal.

23 Applicants respectfully request that the §103 rejection of claims 9-14 be  
24 withdrawn.

1       **Independent claim 39** recites “writing data to the memory device via a  
2 first XOR circuit clocked by a periodic signal other than a data signal.” As  
3 discussed, Kawagoe does not suggest nor teach the use of a period signal to clock  
4 an XOR circuit. Yasuhiro is cited for teaching a burst counter, however, does not  
5 suggest or teach the use of periodic signal as an input to an XOR circuit. Thus,  
6 applicants respectfully request that the §103 rejection of claim 39 be withdrawn.

7       **Independent claim 40** recites “writing data to the memory device via first  
8 XOR circuit clocked by a periodic signal other than the data; and reading the data  
9 from the memory device via a second XOR circuit clocked by the periodic signal.”  
10 As discussed Kawagoe does not suggest or teach the use of a periodic signal to  
11 clock an XOR circuit.

12       Applicants respectfully request that the §103 rejection of claim 40 be  
13 withdrawn.

14       **Independent claim 41** recites:

15               providing first data to a bus interface of the memory device in  
16 a first format and at a first data rate;  
17               reformatting the first data to a second format in response to an  
18 address signal, the second format having a second data rate different  
19 than the first data rate; and  
20               storing the first data in the memory device in the second  
21 format.

22       Although the Examiner has rejected claim 41 based on a combination of  
23 Kawagoe and Yasuhiro, the Examiner has not addressed the elements of claim 41  
24 in regards to Kawagoe and Yasuhiro. In particular, the Examiner has not shown  
25 how a combination of Kawagoe and Yasuhiro would suggest or teach providing a  
first data at a first data rate and reformatting the first data to a second format in  
response to an address signal to, where the second format has a second data rate

1 different than the first data. Fig. 1 of Kawagoe shows a memory device 1 that  
2 receives data. Kawagoe, however, does not suggest or teach reformatting this data  
3 to a second format having a different data rate in responses to an address signal.  
4 Yasuhiro is cited for teaching a burst counter, however, does not suggest or teach  
5 reformatting data to a second format having a different data rate.

6 Accordingly, applicants respectfully request that the §103 rejection of claim  
7 41 be withdrawn.

8 **Dependent claims 42 and 43** are allowable by virtue of their dependency  
9 on base claim 41, and by virtue of the additional elements recited therein.  
10 Applicants respectfully request that the §103 rejection of claims 42 and 43 be  
11 withdrawn.

12 **Independent claim 44** recites:

13  
14 a reformatting circuit receiving data in a first format at a first  
15 data rate from the data bus, and reformatting the data to a second  
16 format in response to an address signal on the address bus that  
alternates the first data rate, the reformatted data having a second  
data rate that is different than the first data rate; and

17 a memory circuit coupled to the reformatting circuit and  
18 storing the reformatted data.

19 The Examiner has rejected claim 44 based on a combination of Kawagoe  
20 and Yasuhiro; however, the Examiner has not addressed the elements of claim 41  
21 in regards to Kawagoe and Yasuhiro. As discussed above in relation to the  
22 allowability of claim 41, the Examiner has not dealt with the particular elements  
23 regarding reformatting a data having a first data rate to a reformatted data having a  
24 second data rate. Kawagoe nor Yasuhiro suggest or teach the use of different data  
25 rates.

1 Applicants respectfully request that the §103 rejection of claim 44 be  
2 withdrawn.

3 **Dependent claims 45-47** are allowable by virtue of their dependency on  
4 base claim 44 and by virtue of the additional elements recited therein. Applicants  
5 respectfully request that the §103 rejection of claims 45-47 be withdrawn.

6 **Claims 15-36** are rejected under 35 U.S.C § 103 as being unpatentable over  
7 U.S. Patent 5,295,188 by Wilson et al (Wilson), in view of U.S. Patent 4,071,889  
8 to Sumida et al (Sumida).

9 **Independent claim 15** recites:

10 a first circuit having a plurality of terminals; a first plurality  
11 of XOR circuits each having a first input coupled to one of the  
12 plurality of terminals, a second input coupled to receive a first  
periodic signal, and an output; and

13 a second circuit having a first plurality of terminals each  
14 coupled to an output of one of the first plurality of XOR circuits, and  
15 a second plurality of terminals, wherein a number of the first  
plurality of terminals is different than a number of second plurality  
of terminals.

16 Wilson does not suggest or teach that first XOR circuits receive a periodic  
17 signal as an input. The Examiner asserts that "AND logic gate 64 providing  
18 [provides] an output signal, which is periodically toggling between the 'one' logic  
19 level and the 'zero' logic level (see lines 1-9, column 14)".

20 Although toggling does occur between the 'one' logic level and the 'zero'  
21 logic level, Wilson does not suggest that such an output signal be periodic. As  
22 discussed above in support of Claim 8, a "periodic signal" is understood to repeat  
23 at a regular interval. The output of Wilson's gate 64 does not behave in this  
24 manner. In fact, the invention of Wilson would be inoperative if the output signal  
25 were a periodic signal.

1 Sumida is cited only in relation to the shift register of claim 17 and not to  
2 show XOR circuits that receive a periodic signal. Accordingly, neither Wilson nor  
3 Sumida suggests the particular configuration recited in claim 15.

4 Applicants respectfully request that the §103 rejection of claim 15 be  
5 withdrawn.

6 **Dependent claims 16-20** are allowable by virtue of their dependency on  
7 base claim 15 and by virtue of the additional elements recited therein.

8 Applicants respectfully request that the §103 rejection of claims 16-20 be  
9 withdrawn.

10 **Independent claim 25** recites:

11 a first circuit;  
12 a first plurality of XOR circuits having first inputs coupled to  
13 receive first data from the first circuit, second inputs each coupled to  
14 receive a bit of a first predetermined number, and outputs; and  
15 a second device comprising: a second plurality of XOR  
16 circuits having first inputs coupled to the outputs of the first plurality  
17 of XOR circuits, and second inputs coupled to receive one bit of the  
18 first predetermined number.

19 Claim 25 has been rejected over Wilson and Sumida, under the assertion  
20 that Fig. 3 of Wilson discloses "a system comprising: a first circuit 56 having a  
21 plurality of output terminals each being connected to each first input of each of a  
22 first plurality of XOR gates 74; memory 60, having a number of memory locations  
23 as matrix T which are pseudorandom numbers ..., and including AND logic gate  
24 64 providing an output signal, which is periodically toggling between the "one"  
25 logic level and the "zero" logic level, to the second inputs of the first plurality of  
XOR gates 74; a second circuit comprising buffer memory circuit 78 having a  
plurality of input terminals connected to the outputs of the first XOR gates 74; a

1 second plurality of XOR gates 68 each having a first input being coupled to the  
2 second circuit buffer memory circuit 78 and a second input being coupled to the  
3 output signal from AND logic gate 64, which is periodically toggling between the  
4 "one" logic level and the "zero" logic level."

5 The signals received by XOR circuits 74 are dependent on words  
6 representing noise, meaning that the words and their bits can change. (See Wilson  
7 at col. 13 line 61 to col. 14 line 28). The Examiner points out that the T-Matrix  
8 generator 63 of Wilson comprise pseudorandom numbers, and as shown in Fig. 3  
9 of Wilson such pseudorandom numbers determine input to XOR circuits 74.

10 Claim 25 particular recites a predetermined number which Wilson fails to  
11 suggest or teach; and in fact teaches receiving input based on a random number  
12 that represents noise.

13 Sumida is cited only in relation to the shift register that is not recited in  
14 claim 25 or independent claims 26-32, and not to show XOR circuits that receive a  
15 a bit of a predetermined number. Accordingly, neither Wilson nor Sumida  
16 suggests the particular configuration recited in claim 25.

17 Applicants respectfully request that the §103 rejection of claim 25 be  
18 withdrawn.

19 **Dependent claims 26-32** are allowable by virtue of their dependency on  
20 base claim 25 and by virtue of the additional elements recited therein. Applicants  
21 respectfully request that the §103 rejection of claim 25 be withdrawn.



1 **Previously amended independent claim 34** recites:

2  
3 a first circuit;  
4 a first plurality of XOR circuits having first inputs coupled to  
5 receive first data from the first circuit, second inputs each coupled to  
6 receive a bit of a predetermined number;  
7 a second circuit providing the first predetermined number to  
8 the first plurality of XOR circuits; and  
9 a second plurality of XOR circuits having first inputs coupled  
10 to outputs of the first plurality of XOR circuits, second inputs  
11 coupled to the predetermined number, and outputs coupled to the  
12 first circuit.

13 As discussed above, Wilson discloses inputs to XOR circuits 74 are derived  
14 from a T-matrix generator 63 that provides inputs based on noise or pseudorandom  
15 numbers. Wilson does not suggest or teach providing a "first predetermined  
16 number to the first plurality of XOR circuits" as recited by claim 25.

17 Sumida is cited only in relation to the shift register and not to show XOR  
18 circuits that receive a bit of a predetermined number. Accordingly, neither Wilson  
19 nor Sumida suggests the particular configuration recited in claim 34.

20 Applicants respectfully request that the §103 rejection of claim 33 be  
21 withdrawn.

22 **Dependent claims 35-36** are allowable by virtue of their dependency on  
23 base claim 33 and by virtue of the additional elements recited therein. Therefore,  
24 it is respectfully requested that these claims be allowed.  
25

1 **Conclusion**

2 All pending claims 8-26, 29-32, 34-36, and 39-47 are in condition for  
3 allowance. Applicants respectfully request reconsideration and prompt issuance of  
4 the subject application. If any issues remain that prevent issuance of this  
5 application, the Examiner is urged to contact the undersigned attorney before  
6 issuing a subsequent Action.

7  
8 Respectfully Submitted,

9  
10 Dated: 7/3/03

By: 

Emmanuel A. Rivera  
Reg. No. 45,760  
(509) 324-9256